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Reduced Complexity MASH Delta–Sigma Modulator
Zhipeng Ye, Student Member, IEEE, and Michael Peter Kennedy, Fellow, IEEE
Abstract—A reduced complexity digital multi-stage noise
shaping (MASH) delta–sigma modulator for fractional-N fre-
quency synthesizer applications is proposed. A long word is used
for the first modulator in a MASH structure; the sequence length
is maximized by setting the least significant bit of the input to “1;”
shorter words are used in subsequent stages. Experimental results
confirm simulations.
Index Terms—Complexity, delta–sigma modulator, multi-stage
noise shaping (MASH), noise shaping, sequence length.
I. INTRODUCTION
FREQUENCY synthesizers based on phase-locked loops(PLLs) are widely used in wireless communication
systems. A number of methods are known to realize the frac-
tional-N division function that are based upon the concept
of integer-N frequency synthesis [1]–[3]; these include pulse
swallowing, phase interpolation, Wheatly random jittering
and delta–sigma modulation to control the multi-modulus fre-
quency dividers. A delta–sigma modulator (DSM) realization
of a fractional-N frequency synthesizer can achieve low phase
noise, fast settling time, fine channel resolution, and wide
tuning bandwidth [2].
Careful modulator design is very important, because all mod-
ulator spectrum imperfections will directly affect the purity of
the synthesizer spectrum. One of the most challenging issues
is the tonal behavior of the delta–sigma modulator [4]. Often
cited causes of the tonal behavior in a DSM are the cycles that
are especially likely to occur with slowly-varying or dc inputs.
In other words, the randomization of the inputs by the DSM is
often insufficient and the quantization error forms short and re-
peating patterns. This gives rise to strong unwanted tones in the
output spectrum [4].
First-order DSMs are seldom used in frequency synthesis ap-
plications due to the fact that the output sequence contains pe-
riodic structure, regardless of the choice of the initial condi-
tion, [5]. On the other hand, higher order modulators can benefit
from more randomization of the quantizer error [5]. High-order
delta–sigma modulators can be realized with interpolative and
MASH architectures [2], [6]. The MASH structure uses a cas-
cade of lower order blocks to construct a high-order modulator;
it typically comprises a cascade of first-order modulators or a
combination of first- and second-order modulators and can pro-
duce long cycles.
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Fig. 1. Block diagram of the DSM from [9].
Dithering can be used to break the periodicity of cycles and
thereby reduce or remove spurs but this requires additional
hardware and inherently adds noise, albeit small and shaped.
Kozak and Kale [5], and more recently Borkowski et al. [7],
have shown that the MASH 111 DSM does not exhibit large
spurs when the initial condition of the first stage is odd, due
to the inherent whitening of the quantization error spectrum.
Furthermore, Borkowski and Kostamovaara [8] have shown
that guaranteeing maximum sequence lengths by setting the
initial conditions in higher order modulators can be as effective
as dithering in eliminating spurs.
In this brief, we address the issue of obtaining maximum
length sequences without considering possible additional
dithering. We note that the sequence length in a conventional
MASH structure comprising first-order stages is determined
primarily by that of the first stage in the cascade when the LSB
of the input is set to “1” [7].
In [9], a first-order DSM is added as the input block of a third-
order modulator, as shown in Fig. 1; it reduces the number of
effective input bits from 20 to 8, while maintaining the accuracy
of the input. This leads to sequence lengths that are comparable
to a 20-bit modulator, but with less hardware than a comparable
19-bit third-order modulator.
In this brief, we extend this idea and apply it to the MASH
architecture so that the hardware complexity can be reduced
further.
In Section II, delta–sigma modulation for fractional-N fre-
quency synthesis is reviewed and the conventional MASH DSM
is discussed. In Section III, we describe our reduced complexity
MASH DSM. Simulation and experimental results are presented
in Sections IV and V and compared with the conventional struc-
ture. Finally, we draw some conclusions in Section VI.
II. DSM FOR FRACTIONAL-N FREQUENCY SYNTHESIS
Digital DSMs (DDSMs) are well known in the field of com-
munication and have been used extensively in D/A conversion
applications [10]. The fundamental operation of these modu-
lators relies on the fact that a small amount of quantization
noise power remains within the useful signal band, with the rest
pushed to higher frequencies.
In fractional-N frequency synthesis applications, the same
principles can also be exploited by pushing the phase error to-
wards higher frequencies so that the phase noise in the vicinity
of the desired carrier frequency is small [2]. Since the loop filter
has a low-pass characteristic, the high-frequency phase error is
suppressed.
1549-7747/$25.00 © 2007 IEEE
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Fig. 2. Digital accumulator.
Fig. 3. Accumulator model.
Periodic behavior is inherently present in DDSMs because
they are finite state machines [4]. This results in tonal behavior
due to finite output sequence lengths. When the modulator gen-
erates a periodic output sequence with length , the power of
the quantization noise is spread among tones. If the quanti-
zation noise is sufficiently randomized and is large enough,
the noise power does not concentrate into a few dominant spu-
rious tones [7].
The guaranteed minimum sequence lengths for MASH
DDSMs with identical first-order stages have been found by
extensive simulation [7] and proven theoretically [11]. For
first-, second- and third-order DSMs, the results are , ,
and , respectively, where is the wordlength of the
accumulator in the delta–sigma modulator, provided that the
input is odd in the first-order DDSM and the initial condition is
odd in the case of second and third-order DDSMs [7], [11].
The accumulator shown in Fig. 2 is used in the implementa-
tion of high-order MASH DSMs; its model is shown in Fig. 3.
The nonlinear difference equations governing the structure
shown in Fig. 3 can be summarized as
(1)
(2)
(3)
where 0 and 1 denote the output levels of the single-bit (or bi-
nary) quantizer, and is the quantization function.
The block diagram of the N-bit accumulator is shown
schematically in Fig. 4, where (1, N, N, 1) means first order,
N-bit input, N-bit quantization error output, and 1-bit carry
output, respectively. Since higher order delta–sigma modu-
lators are widely used in frequency synthesis applications,
the third-order MASH 111 DDSM shown in Fig. 5 is consid-
ered in this brief. It typically consists of three identical N-bit
accumulators.
The output of the MASH 111 DDSM can be expressed in the
Z-domain as
(4)
Fig. 4. Block diagram of an N-bit accumulator.
Fig. 5. Block diagram of a MASH 111 DDSM.
Fig. 6. Power predicted by the white noise model (6) assuming L = 2 .
where , , , and are the z-transforms
of the input, the quantizer error of the third stage, and the signal
and noise transfer functions of the modulator, respectively.
and the noise transfer function is given by
(5)
The idealized power spectrum of the shaped noise
, assuming a cycle of length and white quantization
noise, is given by
(6)
where and is the clock frequency.
The predicted discrete power spectrum when is
shown in Fig. 6. For low frequencies, the slope of the curve is
60 dB/decade.
A. 19-Bit MASH 111 DDSM
The simulations in this brief were performed using a Verilog-
HDL description of the digital hardware. In order to make a fair
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Fig. 7. Simulated power for conventional 19-bit MASH 111 DDSM; input is
52429.
Fig. 8. Deviation of the power from the white noise model for a conventional
19-bit DDSM; input is 52429.
comparison, the inputs of the DSMs are chosen throughout the
brief as the odd binary fractions closest to 0.1.
The output discrete power spectrum of the DDSM is
defined by (7), where is the discrete-time Fourier series
(DTFS) [12] of the output of the DDSM with its dc term
removed
(7)
The power spectrum of a conventional 19-bit MASH 111
DDSM is shown in Fig. 7, where the slope of 60 dB/decade is
observable. Although the power spectrum in Fig. 7 has the char-
acteristic 60 dB/decade shape of the white noise model in Fig. 6,
it differs qualitatively in two fundamental ways: 1) the curve is
not smooth but contains a large number of discrete frequency
components (giving rise to the spiky nature); 2) these tones are
above the levels predicted by the white noise model (6).
The decibel difference between the actual power spectrum
and the white noise model in Fig. 6 is shown in Fig. 8. Note
that it exceeds the ideal in the worst case by 13 dB.
The output sequence length of the DDSM can be found in a
number of ways. We consider the autocorrelation function, as
suggested in [7]. From Fig. 9, we find that the output sequence
length is , as expected [7], [11].
Fig. 9. Autocorrelation result for a conventional 19-bit MASH 111 DDSM;
input is 52429.
Fig. 10. N-bit digital accumulator with an M-bit quantizer.
Fig. 11. Model of the N-bit accumulator with an M-bit quantizer.
III. REDUCED COMPLEXITY MASH DDSM
The closeness of the power spectrum to the white noise
approximation shown in Fig. 6 is influenced by the sequence
length and the effective number of bits in the modulator. In our
reduced complexity MASH DDSM, only the first accumulator
has a long word (N-bit); by setting the LSB of the input to
“1,” this stage sets the sequence length to [11]. The error
signal is quantized by an M-bit quantizer before being fed
forward to the next stage. This is shown in Fig. 10, while the
corresponding model and block diagram are shown in Figs. 11
and 12, respectively. The other accumulators use fewer bits to
do the shaping. This allows us to reduce the word lengths in the
following stages without reducing the sequence length.
The corresponding difference equations for this structure are
(1)–(3) and (8), in which models the M-bit quantizer
(8)
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Fig. 12. Block diagram of the n-bit accumulator with an M-bit quantizer.
Fig. 13. MASH 111 DDSM: randomization is incorporated in the modulator.
The block diagram of our reduced complexity MASH 111
DDSM [13] is shown in Fig. 13. Its output can be expressed in
the Z-domain as
(9)
where and are the z-transforms of the quan-
tizer errors introduced by the M-bit and L-bit quantizers be-
tween the first and second and second and third accumulators,
respectively.
M and L should be chosen much larger than 1, so that the
quantization errors from the M- and L-bit quantizers are much
less than . Although the contributions from and
are only first- and second-order noise shaped, respectively, they
are significantly below the contribution at high frequencies,
where the DDSM has the greatest influence on the performance
of a fractional-N frequency synthesizer.
IV. SIMULATION RESULTS
In order to compare the performance of the new topology
with the conventional one, simulation results for the new MASH
111 DSM are presented. Since the guaranteed output sequence
length for the first-order DDSM is when the input is odd [7],
[11], we use a 20-bit accumulator to guarantee that our structure
always achieves the maximum possible sequence length , the
same as the conventional 19-bit DSM discussed in Section II.
Therefore, we set the LSB of our input to “1” and use only the
19 MSBs for the input . A 12-bit accumulator and a 8-bit ac-
cumulator are used after the 20-bit accumulator to perform the
higher order noise shaping. Thus, N, M, L are 20, 12, and 8 in
this case.
The simulated output power spectrum is shown in Fig. 14.
The expected 60 dB/decade slope is observed. The peak devia-
tion from the white noise model of less than 8 dB in Fig. 15 is
5 dB less than in the case of the 19-bit conventional modulator
discussed in the last section.
Fig. 14. Simulated power for the new 20-12-8-bit MASH 111 DSM; input is
104857.
Fig. 15. Deviation of the power from the white noise model for the new
20-12-8-bit MASH 111 DSM; input is 104857.
Fig. 16. Autocorrelation result for the new 20-12-8-bit MASH 111 DDSM;
input is 104857.
The autocorrelation result shown in Fig. 16 confirms that the
sequence length is , as expected. Note that the autocorrela-
tion function in Fig. 16 is closer to white than that in Fig. 9. This
superior whitening of the quantization noise manifests itself in
the frequency domain as a smoother spectrum (Fig. 14 versus
Fig. 7).
V. EXPERIMENTAL RESULTS
We constructed an experimental demonstration system on a
Xilinx Spartan-2E FPGA board clocked at MHz. The
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Fig. 17. Experiment results for the conventional 19-bit (upper, spiky curve;
input is 52429) and the new 20-12-8 (lower, smooth curve; input is 104857)
MASH 111 DDSM.
TABLE I
HARDWARE CONSUMPTION OF THE CONVENTIONAL 19-bit MASH 111 DDSM
AND THE NEW 20-12-8 MASH 111 DDSM
modulator output was converted to continuous time using an
Analog Devices AD5445 12-bit DAC. Spectral measurements
were made using an Agilent E4402B Spectrum Analyzer. Ex-
perimental measurements of the power spectrum of the conven-
tional 19-bit MASH DDSM and the new 20-12-8 MASH mod-
ulator are shown in Fig. 17. The spectrum of the new structure
is smoother, as expected, due to the more effective whitening of
the quantization noise spectrum.
The hardware requirements for a conventional 19-bit and our
new 20-12-8 bit DDSM are summarized in Table I. The hard-
ware consumption is reported as the number of flip-flops (FFs)
and the number of 4-input look-up tables (LUTs) which repre-
sent the synchronous logic and the asynchronous logic, respec-
tively. Total equivalent gate (TEG) count for the design is given
as well. They are based on the map report from the Xilinx ISE
program [14].
From Table I, we see that the new 20-12-8 MASH 111 DDSM
consumes 68% FFs and 75% LUTs of the conventional 19-bit
MASH 111 DDSM. The total equivalent gate count in the new
20-12-8 DDSM is 68% of the conventional 19-bit DDSM. In
addition, the new DDSM achieves a more smooth and lower
level power spectrum. Thus, for a given spectral performance,
the hardware requirements for this topology are significantly
lower than for a conventional DDSM with identical stages.
VI. CONCLUSION
In this brief, a reduced complexity MASH DDSM has been
presented. A long word is used for the first modulator in a
MASH structure to maximize the sequence length; shorter
words are then used in subsequent stages. A sequence length
of is guaranteed by setting the LSB of the input to the
delta–sigma modulator to “1.” The performance of the archi-
tecture has been verified via Verilog HDL simulations and
by experiment using a Xilinx Spartan-2E FPGA and Analog
Devices AD5445 12-bit DAC. Our simulation and experimental
results show that it performs better than the conventional
MASH structure, but with less hardware. The same idea can be
applied to higher order DDSMs, where the benefits of reduced
complexity will be even greater.
We are currently developing an optimum strategy for se-
lecting the resolutions of the inter-stage quantizers; we will
report on this in a future publication.
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